MAOJET TECHNOLOY CORP. 茂積股份有限公司

Company

Press Room

Products

Partners

Success Story

Technical Support

HOME > Products > EDA tools > Digital Design and Signoff > Silicon Signoff

	EDA tools
	System Design and Verification Debug Analysis Formal and Static Verification Planning and Management Simulation and Testbench Software-Driven Verification Verification IP Digital Design and Signoff Equivalence Checking Low-Power Validation Synthesis Power Analysis SDC and CDC Validation Silicon Signoff Test Custom IC / Analog / RF Design Library Characterization Circuit Design Circuit Simulation Electrically Aware Design Layout Design Layout Verification RF Design Variation-Aware Design Modeling IC Package Design and Analysis IC Package Design SI/PI Analysis Integrated Solution SI/PI Analysis Point Tools Cross-Platform Co-Design and Analysis PCB Design and Analysis Design Authoring PCB Layout Library and Design Data Management Analog/Mixed-Signal Simulation SI/PI Analysis Integrated Solution SI/PI Analysis Point Tools Others PCB manufacturing tooling and analysis Failure Analysis
	IP solutions

	Vendor：	Cadence Design Systems, Inc.
	Product Name：	Cadence Pattern Analysis
	Product Introduce：

Delivers versitle layout processing with unmatched performance

Key Benefits

• High capacity

• High performance analysis

• Scales linearly with area

• Production proven

• Versatile applications

Cadence® Pattern Analysis provides the most effective layout analysis and optimization solution to
maximize manufacturability from cell to full-reticle layout. Based on production-proven pattern analysis
technology, Cadence Pattern Analysis combines traditional pattern analysis based on layout clips and
the Squish™ technology to deliver 10-100X faster performance and larger capacity than traditional
DRC-based solutions. With Cadence Pattern Analysis, design and manufacturing teams can automate
design quality improvements and accelerate design finishing prior to manufacturing.