sitemap contact  
  HOME > Technical Support > White Paper > EDA
 
  Anchor Semiconductor, Inc.  
 

Systematic failure debug and defective pattern extraction for FPGA product yield improvement

 

 

ABSTRACT
In this paper, we have presented an effective yield improvement methodology that can help both manufacturing foundries, fabless and fab-lite companies to identify systematic failures. It uses the physical addresses of failing bits from wafer sort results to overlay to inline wafer defect inspection locations. The inline defect patterns or the design patterns where overlay results showed matches were extracted and grouped by feature similarity or cell names. The potentially problematic design patterns can be obtained and used for design debug and process improvement.

Keywords:overlay defect inspection pattern extraction FPGA yield improvement

Read More...

  Copyright © 2011 MAOJET TECHNOLOY CORP. ALL RIGHTS RESERVED.